P89LPC912FDH datasheet(13/63 Pages) PHILIPS

13 / 63 page

Philips Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

Product data

Rev. 03 — 17 December 2004

13 of 63

9397 750 14468

P2.2 to P2.5

I/O

Port 2: Port 2 is a 4-bit I/O port with a user-conﬁgurable output type. During reset

Port 2 latches are conﬁgured in the input only mode with the internal pull-up

disabled. The operation of Port 2 pins as inputs and outputs depends upon the port

conﬁguration selected. Each port pin is conﬁgured independently. Refer to Section

9.11.1 “Port conﬁgurations” and Table 13 “DC electrical characteristics” for details.

All pins have Schmitt triggered inputs.

Port 2 also provides various special functions as described below:

I/O

P2.2 — Port 2 bit 2.

I/O

MOSI — SPI master out slave in. When conﬁgured as master, this pin is output,

when conﬁgured as slave, this pin is input.

I/O

P2.3 — Port 2 bit 3.

I/O

MISO — SPI master in slave out. When conﬁgured as master, this pin is input,

when conﬁgured as slave, this pin is output.

I/O

P2.4 — Port 2 bit 4.

SS — SPI Slave select.

I/O

P2.5 — Port 2 bit 5.

I/O

SPICLK — SPI clock. When conﬁgured as master, this pin is output, when

conﬁgured as slave, this pin is input.

VSS

Ground: 0 V reference.

VDD

Power Supply: This is the power supply voltage for normal operation as well as

Idle and Power-down modes.

Table 5:

P89LPC914 pin description…continued

Symbol

Type

Description

P89LPC912FDH bảng dữ liệu(PDF) 13 Page - NXP Semiconductors

P89LPC912FDH bảng dữ liệu(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL