AT89C51ED2-RDTIM datasheet(99/137 Pages) ATMEL

99 / 137 page

AT89C51RD2/ED2

4235E–8051–04/04

Table 71. Program Lock Bits of the SSB

Note:

U: Unprogrammed or "one" level.

P: Programmed or "zero" level.

X: Do not care

WARNING: Security level 2 and 3 should only be programmed after Flash and code

verification.

Flash Memory Status

AT89C51RD2/ED2 parts are delivered in standard with the ISP ROM bootloader.

After ISP or parallel programming, the possible contents of the Flash memory are sum-

marized in Figure 40:

Figure 40. Flash Memory Possible Contents

Memory Organization

When the EA pin is high, the processor fetches instructions from internal program Flash.

If the EA pin is tied low, all program memory fetches are from external memory.

Program Lock Bits

Protection Description

Security

Level

LB0

LB1

No program lock features enabled.

ISP programming of the Flash is disabled.

Same as 2, also verify through ISP programming interface is disabled.

0000h

Virgin

Default

After ISP

After Parallel

Programming

After Parallel

Programming

After Parallel

Programming

Application

Virgin

After ISP

Dedicated

ISP

Dedicated

ISP

Application

Virgin

Application

Virgin

Application

FFFFh

AT89C51ED2-RDTIM bảng dữ liệu(PDF) 99 Page - ATMEL Corporation

AT89C51ED2-RDTIM bảng dữ liệu(HTML) 99 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL