TLE9255WLC datasheet(43/100 Pages) INFINEON

43 / 100 page

Data Sheet

Rev. 1.02 2018-02-02

TLE9255W

CAN Partial Networking

7.3

Frame Error Counter

The frame error counter indicates, whether received classical CAN frames are valid. CAN FD frames are not

evaluated and therefore CAN FD frame errors do not affect the frame error counter. If the selective wake unit

detects a classical CAN frame error, then the frame error counter is increased by 1. If the selective wake unit

detects a valid classical CAN frame, then the error counter is decreased by 1. The following types of errors

cause invalid classical CAN Frames:

•Bit stuffing error

•CRC error

•CRC delimiter error

If the SPI bit SWK_EN = 1, then the frame error counter is active in any mode of operation. The error counter

value can be read via SPI (register SWK_ECNT_STAT). Each time that the Selective Wake Unit is enabled

(SWK_EN = 1) OR if the tsilence timer has expired, then the error counter is reset to zero.

If the TLE9255W repeatedly receives invalid classical CAN frames in the Selective Wake Sub-Mode, then the

frame error counter ensures that a wake-up is performed. If the TLE9255W is in the Selective Wake Sub-Mode

and the error counter reaches the value 32, then a wake-up is performed.

7.4

Selective Wake Configuration Error

After the microcontroller has confirmed the configuration (CFG_VAL = 1), writing the following registers

generates a selective wake configuration error:

• Baudrate control register (SWK_CTRL_2)

• Identifier control registers (SWK_ID3_CTRL, SWK_ID2_CTRL, SWK_ID1_CTRL and SWK_ID0_CTRL)

• Mask identifier control registers (SWK_MASK_ID3_CTRL, SWK_MASK_ID2_CTRL, SWK_MASK_ID1_CTRL

and SWK_MASK_ID0_CTRL)

• Data Length control register (SWK_DLC_CTRL)

• Data control registers (SWK_DATA7_CTRL, SWK_DATA6_CTRL, SWK_DATA5_CTRL, SWK_DATA4_CTRL,

SWK_DATA3_CTRL, SWK_DATA2_CTRL, SWK_DATA1_CTRL and SWK_DATA0_CTRL)

TLE9255WLC bảng dữ liệu(PDF) 43 Page - Infineon Technologies AG