| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PCA2002 bảng dữ liệu(PDF) 5 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA2002 bảng dữ liệu(HTML) 5 Page - NXP Semiconductors |
|
5 / 20 page ![]() 2004 Jan 20 5 Philips Semiconductors Product specification 32 kHz watch circuit with programmable output period and pulse width PCA2002 Time calibration The crystal oscillator has an integrated load capacitance of 5 pF, which is lower than the specified load capacitance of 8.2 pF for the quartz crystal. It oscillates therefore, at a frequency which is typically 60 ppm higher than 32.768 kHz. This positive frequency offset is then compensated by removing, every minute or every two minutes, the appropriate number of 8192 Hz pulses (maximum 127 pulses) of the divider chain. The timing correction is given in Table 1. After measuring the effective oscillator frequency, the number of correction pulses must be calculated and stored together with the calibration period in the OTP memory; see Section “Programming procedure”. The oscillator frequency can be measured at pad RESET, where a square wave signal with the frequency of is provided. This frequency shows a jitter every minute or every two minutes, depending on the programmed calibration period, which originates from the time calibration. Details on how to measure the oscillator frequency and the programmed inhibition time are given in Section “Programming procedure”. 1 1024 ------------- f osc × Table 1 Timing correction CALIBRATION PERIOD (min) CORRECTION PER STEP (N = 1) CORRECTION PER STEP (N = 127) ppm s/day ppm s/day 1 2.03 0.176 258 22.3 2 1.017 0.088 129 11.15 Reset At pin RESET an output signal with a frequency of = 32 Hz is provided. Connecting pin RESET to VDD stops the motor drive and opens the motor switches. After releasing pin RESET, the first motor pulse is generated exactly one period later with the opposite polarity to the last pulse before stopping. The debounce time for the reset function is between 31 ms and 62 ms. Connecting pin RESET to VSS activates the test mode. In this mode the motor output frequency is 32 Hz, which can be used to test the mechanical function of the watch. Programming possibilities The programming data is stored in two words; see Table 2. 1 1024 ------------- f osc × Table 2 Words and bits WORD BIT 1234567 8 A number of 8192 Hz pulses to be removed calibration period B pulse width output period duty cycle pulse stretching |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |