LTP5901-IPM datasheet(29/36 Pages) LINER

29 / 36 page

LTP5901-IPM/LTP5902-IPM

59012ipmfa

For more information www.linear.com/LTP5901-IPM or www.linear.com/LTP5902-IPM

Figure 15. Eterna State Diagram

LOAD FUSE

SETTINGS

RESETn LOW AND

FLASH_P_ENn HIGH

RESETn HIGH

AND

FLASH_P_ENn

HIGH

RESET

DEASSERT

RESETn

CPU AND

PERIPHERALS

INACTIVE

HW OR PMU EVENT

BOOT

START-UP

OPERATION

INACTIVE

DOZE

DEEP SLEEP

LOW POWER SLEEP

COMMAND

59012ipm F15

ASSERT RESETn

CPU

ACTIVE

CPU

INACTIVE

POWER-ON

RESET

RESETn LOW AND

FLASH_P_ENn LOW

SET RESETn HIGH AND

FLASH_P_ENn HIGH

FOR 125µs, THEN

SET RESETn LOW

VSUPPLY > PoR

ACTIVE

SERIAL FLASH

EMULATION

operaTion

cycles between CPU-active and CPU-inactive (referred

to in the ARM Cortex-M3 literature as sleep now mode).

Eterna’s extensive use of DMA and intelligent peripherals

that independently move Eterna between active state and

doze state minimizes the time the CPU is active, signifi-

cantly reducing Eterna’s energy consumption.

Doze State

The doze state consumes orders of magnitude less cur-

rent than the active state and is entered when all of the

peripherals and the CPU are inactive. In the doze state

Eterna’s full state is retained, timing is maintained, and

Eterna is configured to detect, wake, and rapidly respond

to activity on I/Os (such as UART signals and the TIMEn

pin). In the doze state the 32.768kHz oscillator and as-

sociated timers are active.

LTP5901-IPM bảng dữ liệu(PDF) 29 Page - Linear Technology

LTP5901-IPM bảng dữ liệu(HTML) 29 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

bảng dữ liệu tải về

Link URL