công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

CS5530A bảng dữ liệu(PDF) 240 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện CS5530A
Giải thích chi tiết về linh kiện  Geode CS5530A I/O Companion Multi-Function South Bridge
PDF  259 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS5530A bảng dữ liệu(HTML) 240 Page - National Semiconductor (TI)

Back Button CS5530A Datasheet HTML 236Page - National Semiconductor (TI) CS5530A Datasheet HTML 237Page - National Semiconductor (TI) CS5530A Datasheet HTML 238Page - National Semiconductor (TI) CS5530A Datasheet HTML 239Page - National Semiconductor (TI) CS5530A Datasheet HTML 240Page - National Semiconductor (TI) CS5530A Datasheet HTML 241Page - National Semiconductor (TI) CS5530A Datasheet HTML 242Page - National Semiconductor (TI) CS5530A Datasheet HTML 243Page - National Semiconductor (TI) CS5530A Datasheet HTML 244Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 240 / 259 page
background image
www.national.com
240
Revision 1.1
Electrical Specifications (Continued)
5.4.1
Definition of System Conditions for Measuring “On” Parameters
The current of the CS5530A is highly dependent on the
DCLK (DOT clock). Table 5-5 shows how these factors are
controlled when measuring the typical average and abso-
lute maximum CS5530A current parameters. Table 5-6 pro-
vides
the
CS5530A’s
core,
DAC,
and
PLL
DC
characteristics during various power states.
Table 5-5. System Conditions Used to Determine CS5530A’s Current Used During the “On” State
CPU Current Measurement
System Conditions
VDD (Note 1)
DCLK Frequency (Note 2)
Typical Average
Nominal
50 MHz (Note 3)
Absolute Maximum
Max
135 MHz (Note 4)
1.
See Table 5-3 on page 237 for nominal and maximum voltages.
2.
Not all system designs support display modes that require a DCLK of 157 MHz. Therefore, absolute maximum current
will not berealizedinall system designs.
3.
A DCLK frequency of 50 MHz is derived by setting the display mode to 800x600x8 bpp at 75 Hz, using a display image
of vertical stripes (4-pixel wide) alternating between black and white with power management disabled.
4.
A DCLK frequency of 157 MHz is derived by setting the display mode to 1280x1024x8 bpp at 85 Hz, using a display
image of vertical stripes (1-pixel wide) alternating between black and white with power management disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com