 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DG534AAP/883 bảng dữ liệu(PDF) 1 Page - Vishay Siliconix |
|
|
|||||||||||||||||||||||||||||
DG534AAP/883 bảng dữ liệu(HTML) 1 Page - Vishay Siliconix |
|
|
1 / 16 page  DG534A/538A Vishay Siliconix Document Number: 70069 S-05734—Rev. G, 29-Jan-02 www.vishay.com 1 4-/8-Channel Wideband Video Multiplexers FEATURES BENEFITS APPLICATIONS D Wide Bandwidth: 500 MHz D Very Low Crosstalk: –97 dB @ 5 MHz D On-Board TTL-Compatible Latches with Readback D Optional Negative Supply D Low rDS(on): 45 W D Single-Ended or Differential Operation D Latch-up Proof D Improved System Bandwidth D Improved Channel Off-Isolation D Simplified Logic Interfacing D High-Speed Readback D Allows Bipolar Signal Swings D Reduced Insertion Loss D Allows Differential Signal Switching D Wideband Signal Routing and Multiplexing D Video Switchers D ATE Systems D Infrared Imaging D Ultrasound Imaging DESCRIPTION The DG534A is a digitally selectable 4-channel or dual 2-channel multiplexer. The DG538A is an 8-channel or dual 4-channel multiplexer. On-chip TTL-compatible address decoding logic and latches with data readback are included to simplify the interface to a microprocessor data bus. The low on-resistance and low capacitance of the these devices make them ideal for wideband data multiplexing and video and audio signal routing in channel selectors and crosspoint arrays. An optional negative supply pin allows the handling of bipolar signals without dc biasing. The DG534A/DG538A are built on a D/CMOS process that combines n-channel DMOS switching FETs with low-power CMOS control logic, drivers and latches. The low-capacitance DMOS FETs are connected in a “T” configuration to achieve extremely high levels of off isolation. Crosstalk is reduced to –97 dB at 5 MHz by including a ground line between adjacent signal paths. An epitaxial layer prevents latch-up. For more information refer to Vishay Siliconix applications note AN502. FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION 1 2 3 4 5 6 7 8 20 19 18 17 16 15 14 13 GND NC DA DB V+ V– SA1 SB1 GND GND SA2 SB2 4/2 VL RS I/O Dual-In-Line Top View 912 WR EN 10 11 A1 A0 Latches/Drivers PLCC 14 15 16 17 18 8 7 6 5 4 1 2 319 20 11 10 913 12 Top View SA1 SB1 GND GND SA2 SB2 4/2 VL RS NC Latch/Drivers DG534ADN DG534ADJ |
Số phần tương tự - DG534AAP/883 |
|
Mô tả tương tự - DG534AAP/883 |
|
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
