5222-DS02-R datasheet(48/76 Pages) BOARDCOM

48 / 76 page

BCM5222

Preliminary Data Sheet

7/20/04

Broadcom Corporation

Page 36

Auxiliary Mode 2 Register

Document 5222-DS02-405-R

SPD MASK

When this bit is set, changes in operating speed will not generate a a hardware or software interrupt.

LINK MASK

When this bit is set, changes in Link status will not generate a a hardware or software interrupt.

INTERRUPT MASK

Master Interrupt Mask. When this bit is set, no interrupts will be hardware generated, regardless of the state of the other

MASK bits.

FDX CHANGE

A “1” indicates a change of Duplex status since last register read. register read clears the bit.

SPD CHANGE

A “1” indicates a change of Speed status since last register read. register read clears the bit.

LINK CHANGE

A “1” indicates a change of Link status since last register read. register read clears the bit.

INTERRUPT STATUS

Represents status of the INTR pin. A “1” indicates that the Interrupt Mask is off and that one or more of the change bits are

set. A register read clears the bit.

AUXILIARY MODE 2 REGISTER

Table 22: Auxiliary Mode 2 Register (Address 27d, 1Bh)

BIt

Name

R/W

Description

Default

15:12

Reserved

Ignore when read

10BT Dribble Bit Correct

R/W

1 = Enable, 0 = Disable

Jumbo Packet Enable

R/W

1 = Enable, 0 = Disable

Reserved

R/W

Write as 0, Ignore when read

TXC Invert

R/W

1= invert clock

Block 10BT Echo Mode

R/W

1 = Enable, 0 = Disable

6:4

Reserved

R/W

Write as 0, Ignore when read

000

5222-DS02-R bảng dữ liệu(PDF) 48 Page - Broadcom Corporation.

5222-DS02-R bảng dữ liệu(HTML) 48 Page - Broadcom Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL