CS5323GDWR20 datasheet(7/16 Pages) ONSEMI

7 / 16 page

CS5323

http://onsemi.com

PACKAGE PIN DESCRIPTION

PACKAGE PIN #

20 Lead SO Wide

PIN SYMBOL

FUNCTION

ROSC

A resistor from this pin to ground sets operating frequency

and VFB bias current.

COMP

Output of the error amplifier and input for the PWM

comparators.

VFB

Voltage Feedback Pin. To use Adaptive Positioning, set the

light load offset voltage by connecting a resistor between VFB

and CSREF. The resistor and the VFB bias current determine

the offset. For no adaptive positioning connect VFB directly to

CSREF.

VDRP

Current sense output for adaptive voltage positioning (AVP).

The level of this pin above the DAC voltage is proportional to

the output current. Connect a resistor from this pin to VFB to

set AVP or leave this pin open for no AVP.

5–7

CS1–CS3

Current sense inputs. Connect current sense network for the

corresponding phase to each CSx pin.

CSREF

Reference for Current Sense Amplifiers. To balance input

offset voltages between the inverting and noninverting inputs

of the Current Sense Amplifiers, connect a resistor between

CSREF and the output voltage. The value should be 1/3 of

the value of the resistors connected to the CSx pins.

ILIM

Sets the threshold for hiccup mode current limit. Connect to

reference through a resistive divider.

REF

Reference output. Decouple with 0.1

µF.

11–15

VID0–VID4

Voltage ID DAC inputs. These pins are internally pulled up to

3.3 V if left open.

Gnd

IC Gnd.

17–19

GATE1–3

GATE drive signal.

VCC

Power for IC.

CS5323GDWR20 bảng dữ liệu(PDF) 7 Page - ON Semiconductor

CS5323GDWR20 bảng dữ liệu(HTML) 7 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL