| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HT32F1655 bảng dữ liệu(PDF) 37 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT32F1655 bảng dữ liệu(HTML) 37 Page - Holtek Semiconductor Inc |
|
37 / 48 page ![]() Rev. 1.00 37 of �8 ���� ��� �01� 3�-bit ARM® Cortex™-M3 MCU HT3�F1656/HT3�F1655 SAR ADC CI sample RI RS VS Figure 7. ADC Sampling Network Model The worst case occurs when the extremities of the input range (0V and VREF) are sampled consecutively. In this situation a sampling error below ¼ LSB is ensured by using the following equation: I N I ADC S R C f R − < + ) 2 ln( 5 . 1 2 where fADC is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe margin should be considered due to the pin/pad parasitic capacitances, which are not accounted for in this simple model. If, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations between consecutive sampling phases, Rs may be larger than the value indicated by the equation above. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |