LTC3403 datasheet(7/16 Pages) LINER

7 / 16 page

LTC3403

3403f

PI FU CTIO S

GDR (Pin 1): MOSFET Gate Driver. Drives a small external

P-channel MOSFET.

VIN (Pin 2): Main Supply Pin. Must be closely decoupled

to GND, Pin 3, with a 10

µF or greater ceramic capacitor.

GND (Pin 3): Ground Pin.

SW (Pin 4): Switch Node Connection to Inductor. This pin

connects to the drains of the internal main and synchro-

nous power MOSFET switches.

RUN (Pin 5): Run Control Input. Forcing this pin above

1.5V enables the part. Forcing this pin below 0.3V shuts

down the device. In shutdown, all functions are disabled

drawing <1

µA supply current. Do not leave RUN floating.

MODE (Pin 6): Mode Select Input. To select forced con-

tinuous mode, tie to VIN. Grounding this pin selects Burst

Mode operation. Do not leave this pin floating.

REF (Pin 7): External Reference Input. Controls the output

voltage to 3

× the applied voltage at REF. Also turns on the

bypass MOSFET when VREF > 1.2V.

VOUT (Pin 8): Output Voltage Feedback Pin. An internal

resistive divider divides the output voltage down by 3 for

comparison to the external reference voltage. The drain of

the P-channel bypass MOSFET is connected to this pin.

Exposed Pad (Pin 9): Connect to GND, Pin 3.

FU CTIO AL DIAGRA

–

BCMP

P-CHANNEL

IRCMP

–

ICOMP

RUN

OSC

SLOPE

COMP

OSC

FREQ

÷2

1.2V

0.85V

0.65V

SLEEP

REF

VOUT

360k

180k

MODE

BURST

VIN

RS LATCH

SWITCHING

LOGIC

AND

BLANKING

CIRCUIT

ANTI-

SHOOT-

THRU

Ω

GND

3403 BD

GDR

VIN

LTC3403 bảng dữ liệu(PDF) 7 Page - Linear Technology

LTC3403 bảng dữ liệu(HTML) 7 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL