STV3550 datasheet(84/144 Pages) STMICROELECTRONICS

84 / 144 page

84/144

STV3550

CPU and System Management Functional Description

6.7

Interrupt Management

The ST20 core includes an Interrupt Controller (ITC) able to manage up to 16 interrupt levels. On

top of this block, the STV3550 has an Interrupt Level Controller (ILC) which connects the 57

interrupt sources.

The interrupt sources can be on-chip or off-chip.They can be synchronous or asynchronous (the

ILC re-synchronizes the asynchronous sources). Certain interrupt sources can also behave as

wake-up sources used to exit Standby mode.

Figure 54: Example of Wake-up Interrupt Management

Table 21: Interrupt Sources (page 1 of 2)

Interrupt Source Name

Number of

Interrupts

Number of

Synchronous

Interrupts

Number of

Asynchronous

Interrupts

Number of

Wake-up

Interrupts

Off-chip

Interrupts

OSD

Video Display Pipeline

SDIN

VTG

Peripherals and I/Os

2DBM

10-bit

Wake-up

adc clk

Clk toward

other blocks

mode (CPU)

AD1

Ext IT1

Ext IT2

Ext IT3

Ext IT4

switched off

in Standby

(OR)

27 MHz

Wake-up

ITC

(from ILC3)

Clock

Generator

RTC

Timer

Infrared

Processor

External IT 1

External IT 2

External IT 3

External IT 4

EXTALIN

EXTALOUT

AD6

Analog-to-Digital

Converter

STV3550 bảng dữ liệu(PDF) 84 Page - STMicroelectronics

STV3550 bảng dữ liệu(HTML) 84 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL