1. General description
The 74ALVCH16646 consists of 16 non-inverting bus transceiver circuits with 3-state outputs,
D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from
the internal registers. Data on the ‘A’ or ‘B’ bus will be clocked in the internal registers, as the
appropriate clock (nCPAB or nCPBA) goes to a HIGH logic level. Output enable (nOE) and
direction (nDIR) inputs are provided to control the transceiver function. In the transceiver mode,
data present at the high-impedance port may be stored in either the ‘A’ or ‘B’ register, or in both.
The select source inputs (nSAB and nSBA) can multiplex stored and real-time (transparent mode)
data. The direction (nDIR) input determines which bus will receive data when nOE is active (LOW).
In the isolation mode (nOE = HIGH), ‘A’ data may be stored in the ‘B’ register and/or ‘B’ data may
be stored in the ‘A’ register.
When an output function is disabled, the input function is still enabled and may be used to store
and transmit data. Only one of the two buses, ‘A’ or ‘B’ may be driven at a time.
To ensure the high impedance state during power up or power down, nOE should be tied to VCC
through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/
current-sourcing capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
2. Features and benefits
• Wide supply voltage range of 2.3 V to 3.6 V
• CMOS low power consumption
• Direct interface with TTL levels
• Current drive ±24 mA at VCC = 3.0 V.
• MULTIBYTE flow-through standard pin-out architecture
• Low inductance multiple VCC and GND pins for minimize noise and ground bounce
• All data inputs have bushold
• Output drive capability 50 Ω transmission lines at 85 °C
• Complies with JEDEC standards:
• JESD8-5 (2.3 V to 2.7 V)
• JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
• HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
• CDM JESD22-C101E exceeds 1000 V