R5F56519FDFP datasheet(157/190 Pages) RENESAS

157 / 190 page

R01DS0276EJ0100 Rev.1.00

Page 157 of 190

Aug 24, 2016

RX65N Group, RX651 Group

5. Electrical Characteristics

Note 1. tPBcyc: PCLKB cycle

Note 2. We recommend using pins that have a letter (“-A”, “-B”, etc.) to indicate group membership appended to their names as groups.

For the QSPI interface, the AC portion of the electrical characteristics is measured for each group.

Figure 5.51

QSPI Clock Timing

Figure 5.52

Transmit/Receive Timing (CPHA = 0)

Table 5.35

QSPI Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF,

High-drive output is selected by the driving ability control register.

Item

Symbol

Min.

Max.

Unit*1

Test

Conditions*2

QSPI

QSPCLK clock cycle

tQScyc

4080

tPBcyc

Figure 5.51

Data input setup time

tSu

6.5

—

Figure 5.52,

Figure 5.53

Data input hold time

tIH

5—

SS setup time

tLEAD

1.5

8.5

tQScyc

SS hold time

tLAG

tQScyc

Data output delay time

tOD

—

10.0

Data output hold time

tOH

–5

—

Successive transmission delay time

tTD

tQScyc

QSPCLK

output

MSB IN

MSB OUT

LSB OUT

IDLE

DATA

LSB IN

DATA

QSSL

output

QSPCLK

CPOL = 0

output

QSPCLK

CPOL = 1

output

QMI,

QIO0 to QIO3

input

QMO,

QIO0 to QIO3

output

tLEAD

tLAG

tSU

tIH

tOH

tOD

tTD

R5F56519FDFP bảng dữ liệu(PDF) 157 Page - Renesas Technology Corp

R5F56519FDFP bảng dữ liệu(HTML) 157 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL