STM32F769AI datasheet(220/255 Pages) STMICROELECTRONICS

220 / 255 page

Electrical characteristics

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

220/255

DocID029041 Rev 4

5.3.34

Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in Table 122 for DFSDM are derived from

tests performed under the ambient temperature, fPCLK2 frequency and VDD supply voltage

summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C = 30pF

•

Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate

function characteristics (DFSDM1_CKINx, DFSDM1_DATINx, DFSDM1_CKOUT for

DFSDM1).

Table 122. DFSDM measured timing 1.71-3.6V

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fDFSDMCLK

DFSDM clock

1.71 < VDD < 3.6 V

fSYSCLK

MHz

fCKIN

(1/TCKIN)

Input clock

frequency

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

1.71 < VDD < 3.6 V

(fDFSDMCLK/4)

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

2.7 < VDD < 3.6 V

(fDFSDMCLK/4)

SPI mode (SITP[1:0]=0,1),

Internal clock mode

(SPICKSEL[1:0]

≠0),

1.71 < VDD < 3.6 V

(fDFSDMCLK/4)

SPI mode (SITP[1:0]=0,1),

Internal clock mode

(SPICKSEL[1:0]

≠0),

2.7 < VDD < 3.6 V

(fDFSDMCLK/4)

fCKOUT

Output clock

frequency

1.71 < VDD < 3.6 V

DuCyCKOUT

Output clock

frequency duty

cycle

1.71 < VDD < 3.6 V

STM32F769AI bảng dữ liệu(PDF) 220 Page - STMicroelectronics

STM32F769AI bảng dữ liệu(HTML) 220 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL