STM32F769AI datasheet(187/255 Pages) STMICROELECTRONICS

187 / 255 page

DocID029041 Rev 4

187/255

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Electrical characteristics

224

Figure 52. SWD timing diagram

SAI characteristics:

Unless otherwise specified, the parameters given in Table 89 for SAI are derived from tests

performed under the ambient temperature, fPCLKx frequency and VDD supply voltage

conditions summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C=30 pF

•

Measurement points are performed at CMOS levels: 0.5VDD

Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate

function characteristics (SCK,SD,WS).

Table 89. SAI characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

fMCK

SAI Main clock output

256 x 8K

256xFs

MHz

FCK

SAI clock frequency(2)

Master data: 32 bits

128xFs(3)

MHz

Slave data: 32 bits

128xFs

tv(FS)

FS valid time

Master mode

2.7≤VDD≤3.6V

-15

Master mode

1.71≤VDD≤3.6V

-20

tsu(FS)

FS setup time

Slave mode

th(FS)

FS hold time

Master mode

Slave mode

tsu(SD_A_MR)

Data input setup time

Master receiver

tsu(SD_B_SR)

Slave receiver

3.5

th(SD_A_MR)

Data input hold time

Master receiver

th(SD_B_SR)

Slave receiver

STM32F769AI bảng dữ liệu(PDF) 187 Page - STMicroelectronics

STM32F769AI bảng dữ liệu(HTML) 187 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL