ST72361AR4-Auto datasheet(116/279 Pages) STMICROELECTRONICS

116 / 279 page

16-bit timer

ST72361xx-Auto

116/279

Doc ID 12468 Rev 3

Note:

The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts

chapter). These events generate an interrupt if the corresponding Enable Control Bit is set

and the interrupt mask in the CC register is reset (RIM instruction).

12.6

Summary of timer modes

12.7

Each Timer is associated with three control and status registers, and with six pairs of data

registers (16-bit values) relating to the two input captures, the two output compares, the

counter and the alternate counter.

12.7.1

Control register 1 (CR1)

Read/ write

Reset value: 0000 0000 (00h)

Bit 7 = ICIE Input Capture Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = OCIE Output Compare Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is

set.

Table 49.

Timer modes

Modes

Timer resources

Input capture 1

Input capture 2

Output compare 1 Output compare 2

Input capture

(1 and/or 2)

Yes

Output compare

(1 and/or 2)

One pulse mode

Not

recommended(1)

See note 4 in One pulse mode

Partially (2)

See note 5 in One pulse mode

PWM Mode

Not

recommended(3)

See note 4 in Pulse width modulation mode

ICIE

OCIE

TOIE

FOLV2

FOLV1

OLVL2

IEDG1

OLVL1

ST72361AR4-Auto bảng dữ liệu(PDF) 116 Page - STMicroelectronics

ST72361AR4-Auto bảng dữ liệu(HTML) 116 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL