ST10F273Z4 datasheet(149/188 Pages) STMICROELECTRONICS

149 / 188 page

ST10F273Z4

Electrical characteristics

149/188

24.8.7

Phase locked loop (PLL)

For all other combinations of pins P0.15-13 (P0H.7-5) during reset the on-chip phase locked

loop is enabled and it provides the CPU clock (see Table 70). The PLL multiplies the input

frequency by the factor F which is selected via the combination of pins P0.15-13 (fCPU =

fXTAL x F). With every F’th transition of fXTAL the PLL circuit synchronizes the CPU clock to

the input clock. This synchronization is done smoothly, so the CPU clock frequency does not

change abruptly.

Due to this adaptation to the input clock the frequency of fCPU is constantly adjusted so it is

locked to fXTAL. The slight variation causes a jitter of fCPU which also effects the duration of

individual TCLs.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated

using the minimum TCL that is possible under the respective circumstances.

The real minimum value for TCL depends on the jitter of the PLL. The PLL tunes fCPU to

keep it locked on fXTAL. The relative deviation of TCL is the maximum when it is referred to

one TCL period.

This is especially important for bus cycles using wait states and e.g. for the operation of

timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train

generation or measurement, lower Baud rates, etc.) the deviation caused by the PLL jitter is

negligible. Refer to next Section 24.8.9: PLL jitter for more details.

24.8.8

Voltage controlled oscillator

The ST10F273Z4 implements a PLL which combines different levels of frequency dividers

with a Voltage Controlled Oscillator (VCO) working as frequency multiplier. In the following

table, a detailed summary of the internal settings and VCO frequency is reported.

The PLL input frequency range is limited to 1 to 3.5 MHz, while the VCO oscillation range is

64 to 128 MHz. The CPU clock frequency range when PLL is used is 16 to 64 MHz.

Table 71.

Internal PLL divider mechanism

P0.15-13

(P0H.7-5)

XTAL frequency

Input

prescaler

PLL

Output

prescaler

CPU frequency

fCPU = fXTAL x F

Multiply

Divide by

4 to 8 MHz

FXTAL / 4

–

FXTAL x 4

5.3 to 10.6 MHz

FXTAL x 3

4 to 8 MHz

FXTAL x 8

6.4 to 12 MHz

FXTAL x 5

1 to 64 MHz

–

PLL bypassed

FXTAL x 1

4 to 6.4 MHz

FXTAL / 2

–

FXTAL x 10

4 to 12 MHz1)

–

PLL bypassed

FPLL / 2

FXTAL / 2

000

4 MHz

FXTAL / 2

–

FXTAL x 16

ST10F273Z4 bảng dữ liệu(PDF) 149 Page - STMicroelectronics

ST10F273Z4 bảng dữ liệu(HTML) 149 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL