PC97307 datasheet(125/218 Pages) NSC

125 / 218 page

125

Parallel Port (Logical Device 4)

www.national.com

Bit 3 - ECP DMA Enable

0 - The DMA request signal (DRQ3-0) is set to TRI-

STATE and the appropriate acknowledge signal

(DACK3-0) is assumed inactive.

1 - The DMA is enabled and the DMA starts when bit 2

of ECR is 0.

Bit 4 - ECP Interrupt Mask

0 - An interrupt is generated on ERR assertion (the

high-to-low edge of ERR). An interrupt is also gen-

erated while ERR is asserted when this bit is

changed from 1 to 0; this prevents the loss of an in-

terrupt between ECR read and ECR write.

1 - No interrupt is generated.

Bits 7-5 - ECP Mode Control

These bits set the mode for the ECP device. See Sec-

tion 6.6 for a more detailed description of operation in

each of these ECP modes. The ECP modes are listed in

Table 6-9 and described in detail in Table 6-11.

TABLE 6-9. ECP Modes Encoding

ECR Bit Encoding

Mode Name

Bit 7

Bit 6

Bit 5

Standard

PS/2

Parallel Port FIFO

ECP FIFO

EPP Mode

FIFO Test

Conﬁguration

6.5.13

ECP Extended Index Register (EIR),

Offset 403h

The parallel port is partially configured by bits within the log-

ical device address space. These configuration bits are ac-

cessed via this read/write register and the Extended Data

perI/O Parallel Port Configuration register at index F0h of

logical device 4 is set to 1. See Section 2.7.1 on page 37.

The configuration bits within the parallel port address space

are initialized to their default values on reset, and not when

the parallel port is activated.

FIGURE 6-27. EIR Register Bitmap

Bits 2-0 - Second Level Offset

Data written to these bits is used as a second level off-

set for accesses to a specific control register. Second

level offsets of 00h, 02h, 04h and 05h are supported. At-

tempts to access registers at any other offset have no

effect.

TABLE 6-10. Second Level Offsets

000 - Access the Control0 register.

010 - Access the Control2 register.

100 - Access the Control4 register.

101 - Access the PP Confg0 register.

Bits 7-3 - Reserved

These bits are treated as 0 for offset calculations. Writ-

ing any other value to them has no effect.

These bits are read only. They return 00000 on reads

and must be written as 00000.

Second Level

Offset

Control

Described in

Section

00h

Control0

6.5.16 on page 126

02h

Control2

6.5.17 on page 126

04h

Control4

6.5.18 on page 127

05h

PP Confg0

6.5.19 on page 127

76543210

Reset

Required

ECP Extended Index

Offset 403h

Second Level Offset

Reserved

PC97307 bảng dữ liệu(PDF) 125 Page - National Semiconductor (TI)

PC97307 bảng dữ liệu(HTML) 125 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL