PC87413 datasheet(205/257 Pages) NSC

205 / 257 page

9.0 System Wake-Up Control (SWC) (Continued)

Revision 1.2

205

www.national.com

9.4.2

PM1 Status Low Register (PM1b_STS_LOW)

This register contains the eight low bits of the PM1_STS register. The PC8741x devices contain the block ‘b’ instance of the

PM1_STS register. This register belongs to the PM1 Event Group of the ACPI fixed-feature space registers.

PM1_STS register bits that are specified by the ACPI but not implemented in the PC8741x devices have a ‘0’ value.

Power Well:VSB

Location: Offset 00h

Type:

9.4.3

PM1 Status High Register (PM1b_STS_HIGH)

This register contains the eight high bits of the PM1_STS register. The PC8741x devices contain the block ‘b’ instance of

the PM1_STS register. This register belongs to the PM1 Event Group of the ACPI fixed-feature space registers.

PM1_STS register bits that are specified by the ACPI but not implemented in the PC8741x devices have a ‘0’ value. All the

implemented status bits behave according to the Sticky Status Bit definition (the bit is set by the HIGH level of the hardware

signal and is only cleared by the software writing ‘1’ to it) in the ACPI Specification.

Power Well:VSB

Location: Offset 01h

Type:

R/W1C

Bit

76543210

Name

Reserved

GBL_STS

BM_STS

Reserved

TMR_STS

Reset

00000000

Bit

Description

7-6

Reserved.

GBL_STS (Global Lock Status). Not implemented. Always at ‘0’.

BM_STS (Bus Master Status). Not implemented. Always at ‘0’.

3-1

Reserved.

TMR_STS (PM Timer Status). Not implemented. Always at ‘0’.

Bit

76543210

Name

WAK_STS

Reserved

Ignored

RTC_STS

SLPBTN

_STS

PWRBTN

_STS

Reset

00000000

Bit

Description

WAK_STS (Wake-up Event Status). Indicates that a power management event, enabled to generate SCI, has

occurred. This bit is set only if the system is in a sleep state (S1-S5). Writing ‘1’ while the system is in the

working state (S0), clears this bit; writing ‘0’ is ignored. When the system is in a sleep state (S1-S5) and an

enabled event is active, writing ‘1’ does not clear the WAK_STS bit.

0: Inactive (default)

1: At least one event enabled to SCI was active while the system was in a sleep state (S1-S5), since this bit was

last cleared

6-4

Reserved.

Ignored. The data written is ignored; the data read is undeﬁned.

PC87413 bảng dữ liệu(PDF) 205 Page - National Semiconductor (TI)

PC87413 bảng dữ liệu(HTML) 205 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL