công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F446RC bảng dữ liệu(PDF) 171 Page - STMicroelectronics

tên linh kiện STM32F446RC
Giải thích chi tiết về linh kiện  8- to 14-bit parallel camera interface up to 54 Mbytes
PDF  201 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446RC bảng dữ liệu(HTML) 171 Page - STMicroelectronics

Back Button STM32F446RC Datasheet HTML 167Page - STMicroelectronics STM32F446RC Datasheet HTML 168Page - STMicroelectronics STM32F446RC Datasheet HTML 169Page - STMicroelectronics STM32F446RC Datasheet HTML 170Page - STMicroelectronics STM32F446RC Datasheet HTML 171Page - STMicroelectronics STM32F446RC Datasheet HTML 172Page - STMicroelectronics STM32F446RC Datasheet HTML 173Page - STMicroelectronics STM32F446RC Datasheet HTML 174Page - STMicroelectronics STM32F446RC Datasheet HTML 175Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 201 page
background image
DocID027107 Rev 5
171/201
STM32F446xC/E
Electrical characteristics
174
6.3.27
Camera interface (DCMI) timing specifications
Unless otherwise specified, the parameters given in Table 104 for DCMI are derived
from tests performed under the ambient temperature, fHCLK frequency and VDD supply
voltage summarized in Table 16, with the following configuration:
DCMI_PIXCLK polarity: falling
DCMI_VSYNC and DCMI_HSYNC polarity: high
Data formats: 14 bits
Table 103. LPSDR SDRAM write timings(1)(2)
1. CL = 10 pF.
2. Guaranteed based on test during characterization.
Symbol
Parameter
Min
Max
Unit
F(SDCLK)
Frequency of operation
-
84
MHz
tw(SDCLK)
FMC_SDCLK period
2THCLK - 0.5
2THCLK + 0.5
ns
td(SDCLKL _Data)
Data output valid time
-
5
th(SDCLKL _Data)
Data output hold time
0.5
-
td(SDCLK _Add)
Address valid time
-
3
td(SDCLKL _SDNWE)) SDNWE valid time
-
3
th(SDCLKL_SDNWE)) SDNWE hold time
0
-
td(SDCLKL_SDNE))
Chip select valid time
-
2.5
th(SDCLKL_ SDNE)
Chip select hold time
0
-
td(SDCLKL_SDNRAS) SDNRAS valid time
-
2
th(SDCLKL_SDNRAS) SDNRAS hold time
0
-
td(SDCLKL_SDNCAS) SDNCAS valid time
-
2
td(SDCLKL_SDNCAS) SDNCAS hold time
0
-
Table 104. DCMI characteristics
Symbol
Parameter
Min
Max
Unit
-
Frequency ratio DCMI_PIXCLK/fHCLK
-0.4
-
DCMI_PIXCLK Pixel clock input
-
54
MHz
DPixel
Pixel clock input duty cycle
30
70
%
tsu(DATA)
Data input setup time
1
-
ns
th(DATA)
Data input hold time
3.5
-
tsu(HSYNC)
tsu(VSYNC)
DCMI_HSYNC/DCMI_VSYNC input setup time
2
-
th(HSYNC)
th(VSYNC)
DCMI_HSYNC/DCMI_VSYNC input hold time
0
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com