công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PIC18F4680ISPQTP bảng dữ liệu(PDF) 320 Page - Microchip Technology

tên linh kiện PIC18F4680ISPQTP
Giải thích chi tiết về linh kiện  28/40/44-Pin Enhanced Flash Microcontrollers with ECAN??Technology, 10-Bit A/D and nanoWatt Technology
PDF  482 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4680ISPQTP bảng dữ liệu(HTML) 320 Page - Microchip Technology

Back Button PIC18F4680ISPQTP Datasheet HTML 316Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 317Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 318Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 319Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 320Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 321Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 322Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 323Page - Microchip Technology PIC18F4680ISPQTP Datasheet HTML 324Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 320 / 482 page
background image
PIC18F2585/2680/4585/4680
DS39625C-page 318
Preliminary
© 2007 Microchip Technology Inc.
REGISTER 23-59: TXBIE: TRANSMIT BUFFERS INTERRUPT ENABLE REGISTER(1)
REGISTER 23-60: BIE0: BUFFER INTERRUPT ENABLE REGISTER 0(1)
U-0
U-0
U-0
R/W-0
R/W-0
R/W-0
U-0
U-0
—
—
—
TXB2IE(2) TXB1IE(2) TXB0IE(2)
—
—
bit 7
bit 0
bit 7-5
Unimplemented: Read as ‘0’
bit 4-2
TXB2IE:TXB0IE: Transmit Buffer 2-0 Interrupt Enable bit(2)
1
= Transmit buffer interrupt is enabled
0
= Transmit buffer interrupt is disabled
bit 1-0
Unimplemented: Read as ‘0’
Note 1: This register is available in Mode 1 and 2 only.
2: TXBnIE in PIE3 register must be set to get an interrupt.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
B5IE(2)
B4IE(2)
B3IE(2)
B2IE(2)
B1IE(2)
B0IE(2)
RXB1IE(2) RXB0IE(2)
bit 7
bit 0
bit 7-2
B5IE:B0IE: Programmable Transmit/Receive Buffer 5-0 Interrupt Enable bit(2)
1
= Interrupt is enabled
0
= Interrupt is disabled
bit 1-0
RXB1IE:RXB0IE: Dedicated Receive Buffer 1-0 Interrupt Enable bit(2)
1
= Interrupt is enabled
0
= Interrupt is disabled
Note 1: This register is available in Mode 1 and 2 only.
2: Either TXBnIE or RXBnIE in PIE3 register must be set to get an interrupt.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com