PIC18F4550ESOSQTP datasheet(201/438 Pages) MICROCHIP

201 / 438 page

DS39632E-page 199

PIC18F2455/2550/4455/4550

SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

R/W-0

WCOL

SSPOV(1)

SSPEN

CKP

SSPM3

SSPM2

SSPM1

SSPM0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

WCOL: Write Collision Detect bit (Transmit mode only)

1 = The SSPBUF register is written while it is still transmitting the previous word

(must be cleared in software)

0 = No collision

bit 6

SSPOV: Receive Overflow Indicator bit(1)

SPI Slave mode:

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of over-

flow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the

SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).

0 = No overflow

bit 5

SSPEN: Master Synchronous Serial Port Enable bit

1 = Enables serial port and configures SCK, SDO, SDI and SS as serial port pins(2)

0 = Disables serial port and configures these pins as I/O port pins(2)

bit 4

CKP: Clock Polarity Select bit

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

bit 3-0

SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits

0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin(3)

0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled(3)

0011 = SPI Master mode, clock = TMR2 output/2(3,4)

0010 = SPI Master mode, clock = FOSC/64(3)

0001 = SPI Master mode, clock = FOSC/16(3)

0000 = SPI Master mode, clock = FOSC/4(3)

Note 1:

In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by

writing to the SSPBUF register.

When enabled, these pins must be properly configured as input or output.

Bit combinations not specifically listed here are either reserved or implemented in I2C™ mode only.

PR2 = 0x00 is not supported when running the SPI module in TMR2 Output/2 mode.

PIC18F4550ESOSQTP bảng dữ liệu(PDF) 201 Page - Microchip Technology

PIC18F4550ESOSQTP bảng dữ liệu(HTML) 201 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL