MPC8548ECPXATHC datasheet(137/151 Pages) FREESCALE

137 / 151 page

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Freescale Semiconductor

137

System Design Information

the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces

must be kept short, wide and direct.

Figure 60. SerDes PLL Power Supply Filter

Note the following:

•AVDD_SRDS must be a filtered version of SVDD.

•

Signals on the SerDes interface are fed from the XVDD power plane.

22.3

Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient

power surges and high frequency noise in its power supply, especially while driving large capacitive loads.

This noise must be prevented from reaching other components in the device system, and the device itself

requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer

place at least one decoupling capacitor at each VDD, TVDD, BVDD, OVDD, GVDD, and LVDD pin of the

device. These decoupling capacitors must receive their power from separate VDD, TVDD, BVDD, OVDD,

GVDD, LVDD, and GND power planes in the PCB, utilizing short low impedance traces to minimize

inductance. Capacitors must be placed directly under the device using a standard escape pattern as much

as possible. If some caps are to be placed surrounding the part it must be routed with large trace to

minimize the inductance.

These capacitors must have a value of 0.1 µF. Only ceramic SMT (surface mount technology) capacitors

must be used to minimize lead inductance, preferably 0402 or 0603 sizes. Besides, it is recommended that

there be several bulk storage capacitors distributed around the PCB, feeding the VDD, TVDD, BVDD,

OVDD, GVDD, and LVDD, planes, to enable quick recharging of the smaller chip capacitors. These bulk

capacitors must have a low ESR (equivalent series resistance) rating to ensure the quick response time

necessary. They must also be connected to the power and ground planes through two vias to minimize

inductance. Suggested bulk capacitors—100–330 µF (AVX TPS tantalum or Sanyo OSCON). However,

customers must work directly with their power regulator vendor for best values, types and quantity of bulk

capacitors.

22.4

SerDes Block Power Supply Decoupling Recommendations

The SerDes block requires a clean, tightly regulated source of power (SVDD and XVDD) to ensure low

jitter on transmit and reliable recovery of data in the receiver. An appropriate decoupling scheme is

outlined below.

Only surface mount technology (SMT) capacitors must be used to minimize inductance. Connections from

all capacitors to power and ground must be done with multiple vias to further reduce inductance.

2.2 µF 1

0.003 µF

1.0



AVDD_SRDS

Note:

1. An 0805 sized capacitor is recommended for system initial bring-up.

SVDD

2.2 µF 1

GND

MPC8548ECPXATHC bảng dữ liệu(PDF) 137 Page - Freescale Semiconductor, Inc

MPC8548ECPXATHC bảng dữ liệu(HTML) 137 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL