DM3725CBC datasheet(136/280 Pages) TI

136 / 280 page

SWPS038-008

sys_xtalin

OSC0

OSC1

DM3730, DM3725

SPRS685D

– AUGUST 2010 – REVISED JULY 2011

www.ti.com

Table 4-5 details the squarer input clock timing requirements.

Table 4-5. sys_xtalin Squarer Input Clock Timing Requirements

—Bypass Mode (5)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

OCS0

1 / tc(xtalin)

Frequency, sys_xtalin

12, 13, 16.8, 19.2, 26, or 38.4

MHz

OCS1

tw(xtalin)

Pulse duration, sys_xtalin low or high

0.45 * tc(xtalin)

0.55 * tc(xtalin)

tJ(xtalin)

Peak-to-peak jitter(1), sys_xtalin

X%(2) *

tc(xtalin) (3) -

200

tR(xtalin)

Rise time, sys_xtalin

tF(xtalin)

Fall time, sys_xtalin

tJ(xtalin)

Frequency stability, sys_xtalin

+/-50

ppm

(+/-5ppm)(4)

(1)

–

Peak-to-peak jitter is meant here as follows:

–

The maximum value is the difference between the longest measured clock period and the expected clock period

–

The minimum value is the difference between the shortest measured clock period and the expected clock period Maximum and

minimum are obtained on a statistical population of 300 period samples and expressed relative to the expected clock period

(2) Depending on the internal system clock divider configuration (PRCM.PRM_CLKSRC_CTRL[7:6], SYSCLKDIV bit field), the sys_xtalin

input clock can be divided by 2 to provide the standard system clock (SYS_CLK) frequencies. For more information, see the Power,

Reset, and Clock Management chapter of the AM/DM37x Multimedia Device Technical Reference Manual (SPRUGN4). In X%, X

represents then the internal system clock divider with following possible values: X = 1 or 2.

(3) tc(xtalin) is the sys_xtalin cycle time of the clock coming to sys_xtalin ball.

(4)

±50 ppm is the clock frequency stability/accuracy and ±5 ppm takes into account the aging effects.

(5) In this table, the transition times are calculated for 10%-90% of VDDS. For more information on the corresponding VDDS power supply

name, please see the Ball Characteristics table corresponding to your package. The POWER column defines the VDDS power supply

for each ball.

Figure 4-3. sys_xtalin Squarer Input Clock

4.1.4

sys_32k CMOS Input Clock

Table 4-6 summarizes the electrical characteristics of the sys_32k input clock.

Table 4-6. sys_32k Input Clock Electrical Characteristics

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

Frequency, sys_32k

32.768

kHz

Input capacitance

1.6

Input resistance

106

Ω

Table 4-7 details the input requirements of the sys_32k input clock.

Table 4-7. sys_32k Input Clock Timing Requirements(1)

NAME

DESCRIPTION

MIN

TYP

MAX

UNIT

CK0

1 / tc(32k)

Frequency, sys_32k

32.768

kHz

tR(32k)

Rise time, sys_32k

tF(32k)

Fall time, sys_32k

tJ(32k)

Frequency stability, sys_32k

200

ppm

136

Clock Specifications

Submit Documentation Feedback

Product Folder Link(s): DM3730 DM3725

DM3725CBC bảng dữ liệu(PDF) 136 Page - Texas Instruments

DM3725CBC bảng dữ liệu(HTML) 136 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL