dsPIC33FJ64GS406 datasheet(192/456 Pages) MICROCHIP

192 / 456 page

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

DS70591E-page 192

 2009-2012 Microchip Technology Inc.

9.4

Oscillator Control Registers

OSCCON: OSCILLATOR CONTROL REGISTER(1)

U-0

R-y

U-0

R/W-y

—

COSC<2:0>

—

NOSC<2:0>(2)

bit 15

bit 8

R/W-0

U-0

R-0

U-0

R/C-0

U-0

R/W-0

CLKLOCK

—LOCK

—CF

—

—OSWEN

bit 7

bit 0

Legend:

C = Clearable bit

y = Value set from Configuration bits on POR

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15

Unimplemented: Read as ‘0’

bit 14-12

COSC<2:0>: Current Oscillator Selection bits (read-only)

111 = Fast RC oscillator (FRC) with divide-by-n

110 = Fast RC oscillator (FRC) with divide-by-16

101 = Low-Power RC oscillator (LPRC)

100 = Secondary oscillator (SOSC)

011 = Primary oscillator (XT, HS, EC) with PLL

010 = Primary oscillator (XT, HS, EC)

001 = Fast RC oscillator (FRC) with PLL

000 = Fast RC oscillator (FRC)

bit 11

Unimplemented: Read as ‘0’

bit 10-8

NOSC<2:0>: New Oscillator Selection bits(2)

111 = Fast RC oscillator (FRC) with divide-by-n

110 = Fast RC oscillator (FRC) with divide-by-16

101 = Low-Power RC oscillator (LPRC)

100 = Secondary oscillator (SOSC)

011 = Primary oscillator (XT, HS, EC) with PLL

010 = Primary oscillator (XT, HS, EC)

001 = Fast RC oscillator (FRC) with PLL

000 = Fast RC oscillator (FRC)

bit 7

CLKLOCK: Clock Lock Enable bit

If Clock Switching is Enabled and FSCM is Disabled (FCKSM<1:0> (FOSC<7:6>) = 0b01):

1 = Clock switching is disabled, system clock source is locked

0 = Clock switching is enabled, system clock source can be modified by clock switching

bit 6

Unimplemented: Read as ‘0’

bit 5

LOCK: PLL Lock Status bit (read-only)

1 = Indicates that PLL is in lock or PLL start-up timer is satisfied

0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled

bit 4

Unimplemented: Read as ‘0’

Note 1: Writes to this register require an unlock sequence. Refer to Section 42. “Oscillator (Part IV)” (DS70307)

in the “dsPIC33F/PIC24H Family Reference Manual” for details.

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted.

This applies to clock switches in either direction. In these instances, the application must switch to FRC

mode as a transition clock source between the two PLL modes.

dsPIC33FJ64GS406 bảng dữ liệu(PDF) 192 Page - Microchip Technology

dsPIC33FJ64GS406 bảng dữ liệu(HTML) 192 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL