LCMXO2-640ZE-2TG100C datasheet(102/106 Pages) LATTICE

102 / 106 page

5-18

Ordering Information

MachXO2 Family Data Sheet

R1 Device Specifications

The LCMXO2-1200ZE/HC “R1” devices have the same specifications as their Standard (non-R1) counterparts

except as listed below. For more details on the R1 to Standard migration refer to AN8086, Designing for Migration

from MachXO2-1200-R1 to Standard Non-R1) Devices.

• The User Flash Memory (UFM) cannot be programmed through the internal WISHBONE interface. It can still be

programmed through the JTAG/SPI/I

2C ports.

• The on-chip differential input termination resistor value is higher than intended. It is approximately 200

 as

opposed to the intended 100

. It is recommended to use external termination resistors for differential inputs. The

on-chip termination resistors can be disabled through Lattice design software.

• Soft Error Detection logic may not produce the correct result when it is run for the first time after configuration. To

use this feature, discard the result from the first operation. Subsequent operations will produce the correct result.

• Under certain conditions, IIH exceeds data sheet specifications. The following table provides more details:

• The user SPI interface does not operate correctly in some situations. During master read access and slave write

access, the last byte received does not generate the RRDY interrupt.

• In GDDRX2, GDDRX4 and GDDR71 modes, ECLKSYNC may have a glitch in the output under certain condi-

tions, leading to possible loss of synchronization.

• When using the hard I

2C IP core, the I2C status registers I2C_1_SR and I2C_2_SR may not update correctly.

• PLL Lock signal will glitch high when coming out of standby. This glitch lasts for about 10µsec before returning

low.

• Dual boot only available on HC devices, requires tying VCC and VCCIO2 to the same 3.3V or 2.5V supply.

Condition

Clamp

Pad Rising

IIH Max.

Pad Falling

IIH Min.

Steady State Pad

High IIH

Steady State Pad

Low IIL

VPAD > VCCIO

OFF

1mA

-1mA

1mA

10µA

VPAD = VCCIO

10µA

-10µA

10µA

VPAD = VCCIO

OFF

1mA

-1mA

1mA

10µA

VPAD < VCCIO

OFF

10µA

-10µA

10µA

LCMXO2-640ZE-2TG100C bảng dữ liệu(PDF) 102 Page - Lattice Semiconductor

LCMXO2-640ZE-2TG100C bảng dữ liệu(HTML) 102 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL