| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WM8948ECS/R bảng dữ liệu(PDF) 108 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8948ECS/R bảng dữ liệu(HTML) 108 Page - Wolfson Microelectronics plc |
|
108 / 189 page ![]() WM8948 Production Data w PD, May 2011, Rev 4.1 108 In Read operations (R/W=1), the SDATA pin is ignored following receipt of the valid register address. SDOUT is driven by the WM8948. The 4-wire control mode timing is illustrated in Figure 47 and Figure 48. Figure 47 4-Wire Readback (CMOS) Figure 48 4-Wire Readback (Open Drain) POWER MANAGEMENT The WM8948 has two control registers that allow users to select which functions are active. For minimum power consumption, unused functions should be disabled. To minimise pop or click noise, it is important to enable or disable these functions in the correct order, and to use the signal mute registers as part of a carefully structured control sequence. Refer to the “Recommended Power Up/Down Sequence” section for more details. The power management control registers are described in Table 69. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 (02h) Power management 1 13 INPPGAR_ENA 0 Right Input PGA Enable 0 = Disabled 1 = Enabled 12 INPPGAL_ENA 0 Left Input PGA Enable 0 = Disabled 1 = Enabled |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |