MPC5673K datasheet(117/140 Pages) FREESCALE

117 / 140 page

Electrical characteristics

MPC5675K Microcontroller Data Sheet, Rev. 4

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

117

9tSUI

CC Data setup time for inputs

Master (MTFE = 0)

—

Slave

2—

Master (MTFE = 1, CPHA = 0)

5—

Master (MTFE = 1, CPHA = 1)

—

tHI

CC Data hold time for inputs

Master (MTFE = 0)

–5

—

Slave

4—

Master (MTFE = 1, CPHA = 0)

—

Master (MTFE = 1, CPHA = 1)

–5

—

tSUO CC Data valid (after SCK edge)

Master (MTFE = 0)

—4

Slave

—23

Master (MTFE = 1, CPHA = 0)

—11

Master (MTFE = 1, CPHA = 1)

—5

tHO

CC Data hold time for outputs

Master (MTFE = 0)

–2

—

Slave

6—

Master (MTFE = 1, CPHA = 0)

6—

Master (MTFE = 1, CPHA = 1)

–2

—

tDT

CC Delay after Transfer

(minimum CS negation time)

Continuous mode

Non-continuos mode2

134

—

NOTES:

1 Slave Receive Only Mode can operate at a maximum frequency of 60 MHz. Note that in this mode, the DSPI can

receive data on SIN, but no valid data is transmitted on SOUT.

2 In non-continuous mode, this value is always t

SCK × DSPI_CTARn[DT] × DSPI_CTARn[PDT]. The minimum

permissible value of DT is 2 and the minimum permissible value of PDT is 1. See the DSPI chapter of the

MPC5675K Reference Manual (MPC5675KRM) for more information.

Table 67. DSPI timing (continued)

No.

Symbol

Parameter

Conditions

Min

Max

Unit

MPC5673K bảng dữ liệu(PDF) 117 Page - Freescale Semiconductor, Inc

MPC5673K bảng dữ liệu(HTML) 117 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL