công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PIC18F23K22-E/ML bảng dữ liệu(PDF) 460 Page - Microchip Technology

tên linh kiện PIC18F23K22-E/ML
Giải thích chi tiết về linh kiện  28/40/44-Pin, Low-Power, High-Performance Microcontrollers with nanoWatt XLP Technology
PDF  496 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F23K22-E/ML bảng dữ liệu(HTML) 460 Page - Microchip Technology

Back Button PIC18F23K22-E/ML Datasheet HTML 456Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 457Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 458Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 459Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 460Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 461Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 462Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 463Page - Microchip Technology PIC18F23K22-E/ML Datasheet HTML 464Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 460 / 496 page
background image
PIC18(L)F2X/4XK22
DS41412C-page 460
Preliminary
 2010 Microchip Technology Inc.
TABLE 27-24: A/D CONVERSION REQUIREMENTS
Param.
No.
Symbol
Characteristic
Min
Max
Units
Conditions
130
TAD
A/D Clock Period
0.7
25.0(1)
sTOSC based,
-40
C to +85C
0.7
4.0(1)
sTOSC based,
+85
C to +125C
1.0
4.0
s
FRC mode, VDD
2.0V
131
TCNV
Conversion Time
(not including acquisition time) (Note 2)
12
12
TAD
132
TACQ
Acquisition Time (Note 3)
1.4
—
sVDD = 3V, Rs = 50
135
TSWC
Switching Time from Convert
 Sample
—
(Note 4)
136
TDIS
Discharge Time
2
2
TAD
Legend: TBD = To Be Determined
Note 1:
The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.
2:
ADRES register may be read on the following TCY cycle.
3:
The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale
after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on the input channels is 50
.
4:
On the following cycle of the device clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com