công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PC312XDP512F0CFVR bảng dữ liệu(PDF) 595 Page - Freescale Semiconductor, Inc

tên linh kiện PC312XDP512F0CFVR
Giải thích chi tiết về linh kiện  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC312XDP512F0CFVR bảng dữ liệu(HTML) 595 Page - Freescale Semiconductor, Inc

Back Button PC312XDP512F0CFVR Datasheet HTML 591Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 592Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 593Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 594Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 595Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 596Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 597Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 598Page - Freescale Semiconductor, Inc PC312XDP512F0CFVR Datasheet HTML 599Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 595 / 1348 page
background image
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
595
Chapter 16
Interrupt (S12XINTV1)
16.1
Introduction
The XINT module decodes the priority of all system exception requests and provides the applicable vector
for processing the exception to either the CPU or the XGATE module. The XINT module supports:
•
I bit and X bit maskable interrupt requests
•
A non-maskable unimplemented opcode trap
•
A non-maskable software interrupt (SWI) or background debug mode request
•
A spurious interrupt vector request
•
Three system reset vector requests
Each of the I bit maskable interrupt requests can be assigned to one of seven priority levels supporting a
flexible priority scheme. For interrupt requests that are configured to be handled by the CPU, the priority
scheme can be used to implement nested interrupt capability where interrupts from a lower level are
automatically blocked if a higher level interrupt is being processed. Interrupt requests configured to be
handled by the XGATE module cannot be nested because the XGATE module cannot be interrupted while
processing.
NOTE
The HPRIO register and functionality of the XINT module is no longer
supported, since it is superseded by the 7-level interrupt request priority
scheme.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com