AM1808AZCED3 datasheet(220/264 Pages) TI

220 / 264 page

AM1808

SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010

www.ti.com

6.26 Universal Parallel Port (uPP)

The Universal Parallel Port (uPP) peripheral is a multichannel, high-speed parallel interface with dedicated

data lines and minimal control signals. It is designed to interface cleanly with high-speed analog-to-digital

converters (ADCs) or digital-to-analog converters (DACs) with up to 16-bit data width (per channel). It may

also be interconnected with field-programmable gate arrays (FPGAs) or other uPP devices to achieve

high-speed digital data transfer. It can operate in receive mode, transmit mode, or duplex mode, in which

its individual channels operate in opposite directions.

The uPP peripheral includes an internal DMA controller to maximize throughput and minimize CPU

overhead during high-speed data transmission. All uPP transactions use the internal DMA to provide data

to or retrieve data from the I/O channels. The DMA controller includes two DMA channels, which typically

service separate I/O channels. The uPP peripheral also supports data interleave mode, in which all DMA

resources service a single I/O channel. In this mode, only one I/O channel may be used.

The features of the uPP include:

•

Programmable data width per channel (from 8 to 16 bits inclusive)

•

Programmable data justification

–

Right-justify with zero extend

–

Right-justify with sign extend

–

Left-justify with zero fill

•

Supports multiplexing of interleaved data during SDR transmit

•

Optional frame START signal with programmable polarity

•

Optional data ENABLE signal with programmable polarity

•

Optional synchronization WAIT signal with programmable polarity

•

Single Data Rate (SDR) or Double data Rate (DDR, interleaved) interface

–

Supports multiplexing of interleaved data during SDR transmit

–

Supports demultiplexing and multiplexing of interleaved data during DDR transfers

220

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): AM1808

AM1808AZCED3 bảng dữ liệu(PDF) 220 Page - Texas Instruments

AM1808AZCED3 bảng dữ liệu(HTML) 220 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL