công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AM1806 bảng dữ liệu(PDF) 113 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện AM1806
Giải thích chi tiết về linh kiện  AM1806 ARM Microprocessor
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

AM1806 bảng dữ liệu(HTML) 113 Page - Texas Instruments

Back Button AM1806 Datasheet HTML 109Page - Texas Instruments AM1806 Datasheet HTML 110Page - Texas Instruments AM1806 Datasheet HTML 111Page - Texas Instruments AM1806 Datasheet HTML 112Page - Texas Instruments AM1806 Datasheet HTML 113Page - Texas Instruments AM1806 Datasheet HTML 114Page - Texas Instruments AM1806 Datasheet HTML 115Page - Texas Instruments AM1806 Datasheet HTML 116Page - Texas Instruments AM1806 Datasheet HTML 117Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 241 page
background image
A1
A1
E0
T
E1
T
AM1806
www.ti.com
SPRS658B – FEBRUARY 2010 – REVISED MAY 2010
Figure 6-22 shows the topology and routing for the DQS and DQ net class; the routes are point to point.
Skew matching across bytes is not needed nor recommended.
Figure 6-22. DQS and DQ Routing and Topology
Table 6-35. DQS and DQ Routing Specification
No.
Parameter
Min
Typ
Max
Unit
Notes
1
DQS E Skew Length Mismatch
25
Mils
2
Center to center DQS to other DDR2/mDDR trace
4w (1)
See Note (2)
spacing
3
DQS/D nominal trace length
DQLM-50
DQLM
DQLM+50
Mils
See Notes (3), (4)
4
D to DQS Skew Length Mismatch
100
Mils
See Note (4)
5
D to D Skew Length Mismatch
100
Mils
See Note (4)
6
Center to center D to other DDR2/mDDR trace
4w (1)
See Notes (2), (5)
spacing
7
Center to Center D to other D trace spacing
3w (1)
See Notes (6), (2)
8
DQ/DQS E Skew Length Mismatch
100
Mils
See Note (4)
(1)
w = PCB trace width as defined in Table 6-27 .
(2)
Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(3)
Series terminator, if used, should be located closest to DDR.
(4)
There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte
1.
(5)
D's from other DQS domains are considered other DDR2/mDDR trace.
(6)
DQLM is the longest Manhattan distance of each of the DQS and D net class.
Copyright © 2010, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
113
Submit Documentation Feedback
Product Folder Link(s): AM1806



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com