ATmega328P datasheet(213/448 Pages) ATMEL

tên linh kiện	ATmega328P

Giải thích chi tiết về linh kiện	8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash

PDF	448 Pages

Scroll/Zoom	100%

nhà sản xuất	ATMEL [ATMEL Corporation]

Trang chủ	http://www.atmel.com

Logo

213 / 448 page

213

8161D–AVR–10/09

ATmega48PA/88PA/168PA/328P

• Bit 5:3 - Reserved Bits in MSPI mode

When in MSPI mode, these bits are reserved for future use. For compatibility with future devices,

these bits must be written to zero when UCSRnC is written.

• Bit 2 - UDORDn: Data Order

When set to one the LSB of the data word is transmitted first. When set to zero the MSB of the

data word is transmitted first. Refer to the Frame Formats section page 4 for details.

• Bit 1 - UCPHAn: Clock Phase

The UCPHAn bit setting determine if data is sampled on the leasing edge (first) or tailing (last)

edge of XCKn. Refer to the SPI Data Modes and Timing section page 4 for details.

• Bit 0 - UCPOLn: Clock Polarity

The UCPOLn bit sets the polarity of the XCKn clock. The combination of the UCPOLn and

UCPHAn bit settings determine the timing of the data transfer. Refer to the SPI Data Modes and

Timing section page 4 for details.

20.8.5

USART MSPIM Baud Rate Registers - UBRRnL and UBRRnH

The function and bit description of the baud rate registers in MSPI mode is identical to normal

USART operation. See “UBRRnL and UBRRnH – USART Baud Rate Registers” on page 199.

ATmega328P bảng dữ liệu(PDF) 213 Page - ATMEL Corporation