ATtiny167 datasheet(182/282 Pages) ATMEL

182 / 282 page

182

7728D–AVR–07/09

ATtiny87/ATtiny167

15.6.2

LIN Status and Interrupt Register - LINSIR

• Bits 7:5 - LIDST[2:0]: Identifier Status

– 0xx = no specific identifier,

– 100 = Identifier 60 (0x3C),

– 101 = Identifier 61 (0x3D),

– 110 = Identifier 62 (0x3E),

– 111 = Identifier 63 (0x3F).

• Bit 4 - LBUSY: Busy Signal

– 0 = Not busy,

– 1 = Busy (receiving or transmitting).

• Bit 3 - LERR: Error Interrupt

It is a logical OR of LINERR register bits. This bit generates an interrupt if its respective

enable bit - LENERR - is set in LINENIR.

–0 = No error,

– 1 = An error has occurred.

The user clears this bit by writing 1 in order to reset this interrupt. Resetting LERR also

resets all LINERR bits.

In UART mode, this bit is also cleared by reading LINDAT.

• Bit 2 - LIDOK: Identifier Interrupt

This bit generates an interrupt if its respective enable bit - LENIDOK - is set in LINENIR.

– 0 = No identifier,

– 1 = Slave task: Identifier present, master task: Tx Header complete.

The user clears this bit by writing 1, in order to reset this interrupt.

• Bit 1 - LTXOK: Transmit Performed Interrupt

This bit generates an interrupt if its respective enable bit - LENTXOK - is set in

LINENIR.

–0 = No Tx,

–1 = Tx Response complete.

The user clears this bit by writing 1, in order to reset this interrupt.

In UART mode, this bit is also cleared by writing LINDAT.

Bit

76543210

LIDST2

LIDST1

LIDST0

LBUSY

LERR

LIDOK

LTXOK

LRXOK

LINSIR

Read/Write

RRRR

R/Wone

Initial Value

00000000

ATtiny167 bảng dữ liệu(PDF) 182 Page - ATMEL Corporation

ATtiny167 bảng dữ liệu(HTML) 182 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL