| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
H8SX/1663R bảng dữ liệu(PDF) 1279 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663R bảng dữ liệu(HTML) 1279 Page - Renesas Technology Corp |
|
1279 / 1504 page ![]() Section 28 Power-Down Modes Rev. 2.00 Sep. 24, 2008 Page 1247 of 1468 REJ09B0412-0200 Bit Bit Name Initial Value R/W Module 7 DPSBY 0 R/W Deep Software Standby When the SSBY bit in SBYCR has been set to 1, executing the SLEEP instruction causes a transition to software standby mode. At this time, if there is no source to clear software standby mode and this bit is set to 1, a transition to deep software standby mode is made. SSBY DPSBY Entry to 0 x Enters sleep mode after execution of a SLEEP instruction. 1 0 Enters software standby mode after execution of a SLEEP instruction. 1 1 Enters deep software standby mode after execution of a SLEEP instruction. When deep software standby mode is canceled due to an interrupt, this bit remains at 1. Write a 0 here to clear it. Setting of this bit has no effect when the WDT is used in watchdog timer mode. In this case, executing the SLEEP instruction always initiates entry to sleep mode or all- module-clock-stop mode. Be sure to clear this bit to 0 when setting the SLPIE bit to 1. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |