H8SXSLASH1663R datasheet(111/1504 Pages) RENESAS

111 / 1504 page

Section 3 MCU Operating Modes

Rev. 2.00 Sep. 24, 2008 Page 79 of 1468

REJ09B0412-0200

Section 3 MCU Operating Modes

3.1

Operating Mode Selection

This LSI has seven operating modes (modes 1, 2, 3, 4, 5, 6, and 7). The operating mode is selected

by the setting of mode pins MD2 to MD0. Enabling and disabling of the SDRAM interface can be

selected with the MD3 setting for each operating mode. Table 3.1 lists MCU operating mode

settings. Table 3.2 shows the SDRAM interface setting for each MCU operating mode

Table 3.1

MCU Operating Mode Settings

External Data

Bus Width

MCU

Operating

Mode

MD2

MD1

MD0

CPU

Operating

Mode

Address

Space

LSI Initiation

Mode

On-Chip

ROM

Default Max.

Advanced

mode

16 Mbytes User boot mode

Enabled



16 bits

Boot mode

Enabled



16 bits

Boundary scan

enabled single-chip

mode

Enabled



16 bits

Disabled

16 bits

On-chip ROM

disabled extended

mode

Disabled

8 bits

16 bits

On-chip ROM

enabled extended

mode

Enabled

8 bits

16 bits

Single-chip mode

Enabled



16 bits

Table 3.2

SDRAM Interface Setting for each MCU Operating Mode

MD3

SDRAM Interface

Disabled

Enabled

In this LSI, an advanced mode as the CPU operating mode and a 16-Mbyte address space are

available. The initial external bus widths are eight or 16 bits. As the LSI initiation mode, the

external extended mode, on-chip ROM initiation mode, or single-chip initiation mode can be

selected.

H8SX/1663R bảng dữ liệu(PDF) 111 Page - Renesas Technology Corp

H8SX/1663R bảng dữ liệu(HTML) 111 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL