công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

H8SX/1663R bảng dữ liệu(PDF) 424 Page - Renesas Technology Corp

tên linh kiện H8SX/1663R
Giải thích chi tiết về linh kiện  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R bảng dữ liệu(HTML) 424 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 420Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 421Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 422Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 423Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 424Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 425Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 426Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 427Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 428Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 424 / 1504 page
background image
Section 10 DMA Controller (DMAC)
Rev. 2.00 Sep. 24, 2008 Page 392 of 1468
REJ09B0412-0200
Bit
Bit Name
Initial
Value
R/W
Description
7
6
DTF1
DTF0
0
0
R/W
R/W
Data Transfer Factor 1 and 0
Select a DMAC activation source. When the on-chip
peripheral module setting is selected, the interrupt
source should be selected by DMRSR. When the
external request setting is selected, the sampling
method should be selected by the DREQS bit.
00: Auto request (cycle stealing)
01: Auto request (burst access)
10: On-chip module interrupt
11: External request
5
DTA
0
R/W
Data Transfer Acknowledge
This bit is valid in DMA transfer by the on-chip module
interrupt source. This bit enables or disables to clear the
source flag selected by DMRSR.
0: To clear the source in DMA transfer is disabled.
Since the on-chip module interrupt source is not
cleared in DMA transfer, it should be cleared by the
CPU or DTC transfer.
1: To clear the source in DMA transfer is enabled.
Since the on-chip module interrupt source is cleared
in DMA transfer, it does not require an interrupt by the
CPU or DTC transfer.
4, 3
All 0
R
Reserved
These bits are always read as 0 and cannot be
modified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com