M32CSLASH8A datasheet(242/372 Pages) RENESAS

242 / 372 page

M32C/8A Group

17. Serial Interfaces

Rev.1.00

Jul 15, 2007

Page 225 of 352

REJ09B0385-0100

Figure 17.23

I2C Mode Block Diagram

SDHI

ALS

ACKC

STSPSEL

Delay circuit

D Q

UARTi transmit

shift register

Start condition detection

Stop condition detection

SDAi

Select SDA output

in Function Control

SCLi

Select SCL output in

Function Control

ACKD

Noise

filter

Noise

filter

UARTi

CLK

control

S Q

SWC

SWC2

Falling edge

of 9th bit

Transmission

control circuit

UARTi transmit interrupt request

NACK interrupt request

DMA 0 to 3 request

UARTi transmit

shift register

Start/stop condition detection

interrupt request

S Q

Reception

control circuit

UARTi receive interrupt request

ACK interrupt request

DMA 0 to 3 request

D Q

9th clock

NACK

ACK

Logic 0 write

signal to PDk_m

Logic 1 write

signal to PDk_m

D Q

IICM2 = 1

IICM = 1 and

IICM2 = 0

IICM = 0 or

IICM2 = 1

IICM = 1 and

IICM2 = 0

ABT

BBS

i = 0 to 4

IICM, BBS: bits in the UiSMR register

IICM2, SWC, ALS, SWC2, SDHI: bits in the UiSMR2 register

STSPSEL, ACKD, ACKC: bits in the UiSMR4 register

NCH: bit in the UiC0 register

ABT: UiRB register

PDk_m: bit in the Port Pk Direction Register corresponding to the SCLi pin

NOTE:

1. P7_0 and P7_1 do not have the dotted rectangular portion of the circuit.

STSPSEL IICM

Start/stop condition

generation block

Falling edge

detection

NCH

(note 1)

M32C/8A bảng dữ liệu(PDF) 242 Page - Renesas Technology Corp

M32C/8A bảng dữ liệu(HTML) 242 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL