AT80SND1C-ROTIL datasheet(177/210 Pages) ATMEL

177 / 210 page

177

AT8xC51SND1C

4109E–8051–06/03

Registers

Table 147. ADCON Register

ADCON (S:F3h) – ADC Control Register

Reset Value = 0000 0000b

Table 148. ADCLK Register

ADCLK (S:F2h) – ADC Clock Divider Register

Reset Value = 0000 0000b

7654

3210

ADIDL

ADEN

ADEOC

ADSST

ADCS

Bit

Number

Bit

Mnemonic

Description

Reserved

The value read from this bit is always 0. Do not set this bit.

6ADIDL

ADC Pseudo-Idle Mode

Set to suspend the CPU core activity (pseudo-idle mode) during conversion.

Clear by hardware at the end of conversion.

5ADEN

ADC Enable Bit

Set to enable the A to D converter.

Clear to disable the A to D converter and put it in low power stand by mode.

4ADEOC

End Of Conversion Flag

Set by hardware when ADC result is ready to be read. This flag can generate an

interrupt.

Must be cleared by software.

ADSST

Start and Status Bit

Set to start an A to D conversion on the selected channel.

Cleared by hardware at the end of conversion.

2 - 1

Reserved

The value read from these bits is always 0. Do not set these bits.

ADCS

Channel Selection Bit

Set to select channel 0 for conversion.

Clear to select channel 1 for conversion.

7654

3210

ADCD4

ADCD3

ADCD2

ADCD1

ADCD0

Bit

Number

Bit

Mnemonic

Description

7 - 5

Reserved

The value read from these bits is always 0. Do not set these bits.

4 - 0

ADCD4:0

ADC Clock Divider

5-bit divider for ADC clock generation.

AT80SND1C-ROTIL bảng dữ liệu(PDF) 177 Page - ATMEL Corporation

AT80SND1C-ROTIL bảng dữ liệu(HTML) 177 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL