ST92F120JR9T datasheet(284/320 Pages) STMICROELECTRONICS

284 / 320 page

284/320

EIGHT-CHANNEL ANALOG TO DIGITAL CONVERTER (A/D)

10.9 EIGHT-CHANNEL ANALOG TO DIGITAL CONVERTER (A/D)

10.9.1 Introduction

The 8-Channel Analog to Digital Converter (A/D)

comprises an input multiplex channel selector

feeding a successive approximation converter.

Conversion requires 138 INTCLK cycles (of which

84 are required for sampling), conversion time is

thus a function of the INTCLK frequency; for in-

stance, for a 20MHz clock rate, conversion of the

selected channel requires 6.9

µs. This time in-

cludes the 4.2

µs required by the built-in Sample

and Hold circuitry, which minimizes the need for

external components and allows quick sampling of

the signal to minimise warping and conversion er-

ror. Conversion resolution is 8 bits, with

±1 LSB

maximum error in the input range between VSS

and the analog VDD reference.

The converter uses a fully differential analog input

configuration for the best noise immunity and pre-

cision performance. Two separate supply refer-

ences are provided to ensure the best possible

supply noise rejection. In fact, the converted digital

value, is referred to the analog reference voltage

which determines the full scale converted value.

Naturally

, Analog and Digital VSS MUST be com-

mon. If analog supplies are not present, input ref-

erence voltages are referred to the digital ground

and supply.

Up to 8 multiplexed Analog Inputs are available,

depending on the specific device type. A group of

signals can be converted sequentially by simply

programming the starting address of the first ana-

log channel to be converted and with the AUTO-

SCAN feature.

Two Analog Watchdogs are provided, allowing

continuous hardware monitoring of two input chan-

nels. An Interrupt request is generated whenever

the converted value of either of these two analog

inputs is outside the upper or lower programmed

threshold values. The comparison result is stored

in a dedicated register.

Figure 121. Block Diagram

INTERRUPT UNIT

INT. VECTOR POINTER

INT. CONTROL REGISTER

COMPARE RESULT REGISTER

THRESHOLD REGISTER

COMPARE LOGIC

DATA REGISTER 7

DATA REGISTER 6

DATA REGISTER 5

DATA REGISTER 4

DATA REGISTER 3

DATA REGISTER 2

DATA REGISTER 1

DATA REGISTER 0

SUCCESSIVE APPROXIMATION

A/D CONVERTER

ANALOG

MUX

AIN 7

AIN 6

AIN 5

AIN 4

AIN 3

AIN 2

AIN 1

AIN 0

CONVERSION

RESULT

AUTOSCAN LOGIC

CONTROL REG.

CONTROL

LOGIC

INTERNAL

TRIGGER

EXTERNAL

TRIGGER

VA00223

ST92F120JR9T bảng dữ liệu(PDF) 284 Page - STMicroelectronics

ST92F120JR9T bảng dữ liệu(HTML) 284 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL