ST92F120JR9T datasheet(211/320 Pages) STMICROELECTRONICS

211 / 320 page

211/320

SERIAL PERIPHERAL INTERFACE (SPI)

SERIAL PERIPHERAL INTERFACE (Cont’d)

10.6.4 Functional Description

Figure 100 shows the serial peripheral interface

(SPI) block diagram.

This interface contains 4 dedicated registers:

– A Control Register (CR)

– A Prescaler Register (PR)

– A Status Register (SR)

– A Data Register (DR)

Refer to the CR, PR, SR and DR registers in Sec-

tion 10.6.6for the bit definitions.

10.6.4.1 Master Configuration

In a master configuration, the serial clock is gener-

ated on the SCK pin.

Procedure

– Define the serial clock baud rate by setting/re-

setting the DIV2 bit of PR register, by writing a

prescaler value in the PR register and pro-

gramming the SPR0 & SPR1 bits in the CR

– Select the CPOL and CPHA bits to define one

of the four relationships between the data

transfer and the serial clock (see Figure 102).

– The SS pin must be connected to a high level

signal during the complete byte transmit se-

quence.

– The MSTR and SPOE bits must be set (they

remain set only if the SS pin is connected to a

high level signal).

In this configuration the MOSI pin is a data output

and to the MISO pin is a data input.

Transmit sequence

The transmit sequence begins when a byte is writ-

ten the DR register.

The data byte is parallel loaded into the 8-bit shift

and then shifted out serially to the MOSI pin most

significant bit first.

When data transfer is complete:

– The SPIF bit is set by hardware

– An interrupt is generated if the SPIS and SPIE

bits are set.

During the last clock cycle the SPIF bit is set, a

copy of the data byte received in the shift register

is moved to a buffer. When the DR register is read,

the SPI peripheral returns this buffered value.

Clearing the SPIF bit is performed by the following

software sequence:

1. An access to the SR register while the SPIF bit

is set

2. A write or a read of the DR register.

Note: While the SPIF bit is set, all writes to the DR

ST92F120JR9T bảng dữ liệu(PDF) 211 Page - STMicroelectronics

ST92F120JR9T bảng dữ liệu(HTML) 211 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL