ST92F120JR9T datasheet(121/320 Pages) STMICROELECTRONICS

121 / 320 page

121/320

ST92F120 - EXTERNAL MEMORY INTERFACE (EXTMI)

EXTERNAL MEMORY INTERFACE REGISTERS (Cont’d)

EXTERNAL MEMORY REGISTER 2 (EMR2)

R246 - Read/Write

Reset value: 0001 1111 (1Fh)

Bit 7 = Reserved.

Bit 6 = ENCSR:

Enable Code Segment Register.

This bit affects the ST9 CPU behavior whenever

an interrupt request is issued.

0: The CPU works in original ST9 compatibility

mode concerning stack frame during interrupts.

For the duration of the interrupt service routine,

ISR is used instead of CSR, and the interrupt

stack frame is identical to that of the original

ST9: only the PC and Flags are pushed. This

avoids saving the CSR on the stack in the event

of an interrupt, thus ensuring a faster interrupt

response time. The drawback is that it is not

possible for an interrupt service routine to per-

form inter-segment calls or jumps: these instruc-

tions would update the CSR, which, in this case,

is not used (ISR is used instead). The code seg-

ment size for all interrupt service routines is thus

limited to 64K bytes.

1: If ENCSR is set, ISR is only used to point to the

interrupt vector table and to initialize the CSR at

the beginning of the interrupt service routine: the

old CSR is pushed onto the stack together with

the PC and flags, and CSR is then loaded with

the contents of ISR. In this case, iret will also re-

store CSR from the stack. This approach allows

interrupt service routines to access the entire

4Mbytes of address space; the drawback is that

the interrupt response time is slightly increased,

because of the need to also save CSR on the

stack. Full compatibility with the original ST9 is

lost in this case, because the interrupt stack

frame is different; this difference, however,

should not affect the vast majority of programs.

Bit 5 = DPRREM:

Data Page Registers remapping

0: The locations of the four MMU (Memory Man-

agement Unit) Data Page Registers (DPR0,

DPR1, DPR2 and DPR3) are in page 21.

1: The four MMU Data Page Registers are

swapped with that of the Data Registers of ports

0-3.

Refer to Figure 57

Bit 4 = MEMSEL: Memory Selection.

Warning: Must be kept as it is set in the BootROM

(Reset value is 1)

Bit 3:2 = LAS[1:0]:

Lower memory address strobe

stretch.

These two bits contain the number of wait cycles

(from 0 to 3) to add to the System Clock to stretch

AS during external lower memory block accesses

(MSB of 22-bit internal address=0). The reset val-

ue is 3.

ENCSR DPRREM

MEM

SEL

LAS1

LAS0

UAS1

UAS0

ST92F120JR9T bảng dữ liệu(PDF) 121 Page - STMicroelectronics

ST92F120JR9T bảng dữ liệu(HTML) 121 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL