công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ST72C254G2 bảng dữ liệu(PDF) 124 Page - STMicroelectronics

tên linh kiện ST72C254G2
Giải thích chi tiết về linh kiện  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72C254G2 bảng dữ liệu(HTML) 124 Page - STMicroelectronics

Back Button ST72C254G2 Datasheet HTML 120Page - STMicroelectronics ST72C254G2 Datasheet HTML 121Page - STMicroelectronics ST72C254G2 Datasheet HTML 122Page - STMicroelectronics ST72C254G2 Datasheet HTML 123Page - STMicroelectronics ST72C254G2 Datasheet HTML 124Page - STMicroelectronics ST72C254G2 Datasheet HTML 125Page - STMicroelectronics ST72C254G2 Datasheet HTML 126Page - STMicroelectronics ST72C254G2 Datasheet HTML 127Page - STMicroelectronics ST72C254G2 Datasheet HTML 128Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 135 page
background image
ST72104G, ST72215G, ST72216G, ST72254G
124/135
13.12 8-BIT ADC CHARACTERISTICS
Subject to general operating conditions for VDD,fOSC, and TA unless otherwise specified.
Figure 94. Typical Application with ADC
Notes:
1. Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. They are given only as design guide-
lines and are not tested.
2. When VDDA and VSSA pins are not available on the pinout, the ADC refer to VDD and VSS .
3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k
Ω). Data
based on characterization results, not tested in production.
4. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then
always valid.
Symbol
Parameter
Conditions
Min
Typ 1)
Max
Unit
fADC
ADC clock frequency
4
MHz
VAIN
Conversion range voltage 2)
VSSA
VDDA
V
RAIN
External input resistor
10 3)
k
Ω
CADC
Internal sample and hold capacitor
6
pF
tSTAB
Stabilization time after ADC enable
fCPU=8MHz, fADC=4MHz
0 4)
µs
tADC
Conversion time (Sample+Hold)
3
- Sample capacitor loading time
- Hold conversion time
4
8
1/fADC
AINx
ST72XXX
CIO
~2pF
VDD
IL
±1µA
VT
0.6V
VT
0.6V
VAIN
RAIN
VDDA
VSSA
0.1
µF
VDD
ADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com