ST72260G datasheet(147/171 Pages) STMICROELECTRONICS

147 / 171 page

ST72260G, ST72262G, ST72264G

147/171

13.9 CONTROL PIN CHARACTERISTICS

13.9.1 Asynchronous RESET Pin

TA = -40 to +85°C unless otherwise specified

Figure 99. Typical Application with RESET pin 6)7)8)

Notes:

1. Data based on characterization results, not tested in production.

2. The IIO current sunk must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of IIO

(I/O ports and control pins) must not exceed IVSS.

3. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on

RESET pin with a duration below th(RSTL)in can be ignored.

4. The reset network protects the device against parasitic resets.

5. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device

can be damaged when the ST7 generates an internal reset (LVD or watchdog).

6. Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below

the VIL max. level specified in Section 13.9.1 . Otherwise the reset will not be taken into account internally.

7. Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure

that the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value

specified for IINJ(RESET) in Section 13.2.2 on page 123.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL

Input low level voltage

0.16xVDD

VIH

Input high level voltage

0.85xVDD

Vhys

Schmitt trigger voltage hysteresis1)

2.5

VOL

Output low level voltage 2)

VDD=5V

IIO=+5mA

0.68

0.95

IIO=+2mA

0.28

0.45

RON

Pull-up equivalent resistor

VDD=5V

Ω

VDD=3V

tw(RSTL)out Generated reset pulse duration

Internal reset sources

µs

th(RSTL)in External reset pulse hold time

µs

tg(RSTL)in Filtered glitch duration

200

0.01

µF

VDD

0.01

µF

EXTERNAL

RESET

CIRCUIT 5)

USER

VDD

4.7k

Ω

Required if LVD is disabled

Recommended

if LVD is disabled

ST72XXX

PULSE

GENERATOR

Filter

RON

VDD

WATCHDOG

LVD RESET

INTERNAL

RESET

ST72260G bảng dữ liệu(PDF) 147 Page - STMicroelectronics

ST72260G bảng dữ liệu(HTML) 147 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL