công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST10F269 bảng dữ liệu(PDF) 158 Page - STMicroelectronics

tên linh kiện ST10F269
Giải thích chi tiết về linh kiện  16-BIT MCU WITH MAC UNIT, 256K BYTE FLASH MEMORY AND 12K BYTE RAM
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F269 bảng dữ liệu(HTML) 158 Page - STMicroelectronics

Back Button ST10F269 Datasheet HTML 152Page - STMicroelectronics ST10F269 Datasheet HTML 153Page - STMicroelectronics ST10F269 Datasheet HTML 154Page - STMicroelectronics ST10F269 Datasheet HTML 155Page - STMicroelectronics ST10F269 Datasheet HTML 156Page - STMicroelectronics ST10F269 Datasheet HTML 157Page - STMicroelectronics ST10F269 Datasheet HTML 158Page - STMicroelectronics ST10F269 Datasheet HTML 159Page - STMicroelectronics ST10F269 Datasheet HTML 160Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 158 / 160 page
background image
ST10F269
158/160
21.4.14.2 Slave mode
VCC = 5V ±10%, VSS = 0V, CPU clock = 40MHz, TA = -40 to +125°C, CL = 50pF
The formula for SSC Clock Cycle time is: t310 = 4 TCL * (<SSCBR> + 1)
Where <SSCBR> represents the content of the SSC Baud rate register, taken as unsigned 16-bit integer.
Notes: 1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn
in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO = 0b).
2. The bit timing is repeated for all bits to be transmitted or received.
Symbol
Parameter
Maximum Baud rate=10MBd
(<SSCBR> = 0001h)
Variable Baud rate
(<SSCBR>=0001h-FFFFh)
Unit
Minimum
Maximum
Minimum
Maximum
t310 SR SSC clock cycle time
100
100
8 TCL
262144 TCL
ns
t311 SR SSC clock high time
40
–
t310/2 - 10
–ns
t312 SR SSC clock low time
40
–
t310/2 - 10
–ns
t313 SR SSC clock rise time
–
10
–
10
ns
t314 SR SSC clock fall time
–
10
–
10
ns
t315 CC Write data valid after shift edge
–
39
–
2 TCL + 14
ns
t316 CC Write data hold after shift edge
0
–
0
–
ns
t317p SR Read data setup time before latch edge,
phase error detection on (SSCPEN = 1)
62
–
4TCL + 12
–
ns
t318p
1
SR Read data hold time after latch edge,
phase error detection on (SSCPEN = 1)
87
–
6TCL + 12
–
ns
t317 SR Read data setup time before latch edge,
phase error detection off (SSCPEN = 0)
6–
6
–
ns
t318 SR Read data hold time after latch edge,
phase error detection off (SSCPEN = 0)
31
–
2TCL + 6
–
ns
Figure 82 : SSC Slave Timing
t
313
t
314
t
315
t
315
t
315
t
316
1st Out Bit
Last Out Bit
2nd Out Bit
t
310
t
312
t
311
1)
2)
t
317
2nd.In Bit
1st.In Bit
t
318
t
317
Last.In Bit
t
318
SCLK
MRST
MTSR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com