PSD511B1 datasheet(110/153 Pages) STMICROELECTRONICS

110 / 153 page

PSD5XX Family

107

System

Configuration

(Cont.)

PAGE REGISTER

A 4-bit register that supports paging.

INTR. READ

Reading this register clears all the pending edge sensitive

CLEAR

interrupts.

INTR.

Define interrupt input as level or edge sensitive.

EDGE/LEVEL

INTR. MASK

Mask selected interrupt input.

INTR.

“1” in the register indicates the corresponding interrupt is

REQUEST LATCH

pending.

INTR.

The register indicates which pending interrupt has the highest

PRIORITY STATUS

priority.

1. Configures the PSD SRAM to be accessed by

“PSEN” as

program space (8031 design).

2. Enable the Peripheral I/O Mode of Port A.

PMMR0

Power management registers; enable the PSD Power Down Mode

PMMR1

and other power saving configurations.

STATUS FLAGS

Counter/Timer Freeze Acknowledge bits.

GLOBAL

Specifies the Counter/Timer operation mode; and to start or stop

COMMAND

the Counter/Timers.

DLCY

Specifies the delay cycles to the Counter/Timers.

SOFTWARE

This register enables a load (to the Counter/Timer) or store

LOAD/STORE

(in the Image Register) operation.

FREEZE

This register disables the timer state-machine before access to the

COMMAND

Image Register is allowed.

CMD3 – 0

Command Registers for the configuration of the Counter/Timers.

CNTR3 – 0

The four 16-bit Counter/Timers.

IMG3 – 0

The Image Registers for CNTR3 – 0.

Table 33. Other Register Function

PSD511B1 bảng dữ liệu(PDF) 110 Page - STMicroelectronics

PSD511B1 bảng dữ liệu(HTML) 110 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL