R5F56517FDFM datasheet(103/188 Pages) RENESAS

103 / 188 page

R01DS0276EJ0240 Rev.2.40

Page 103 of 188

Oct 31, 2023

RX65N Group, RX651 Group

2. Electrical Characteristics

Figure 2.6

LOCO Clock Oscillation Start Timing

Figure 2.7

IWDT-dedicated Low-Speed Clock Oscillation Start Timing

Table 2.18

LOCO and IWDT-Dedicated Low-Speed Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

Ta = Topr

Item

Symbol

Min.

Typ.

Max.

Unit

Test

Conditions

LOCO clock cycle time

tLcyc

3.78

4.16

4.63

µs

LOCO clock oscillation frequency

fLOCO

216

240

264

kHz

LOCO clock oscillation stabilization wait time

tLOCOWT

—

µs

Figure 2.6

IWDT-dedicated low-speed clock cycle time

tILcyc

7.57

8.33

9.26

µs

IWDT-dedicated low-speed clock oscillation frequency

fILOCO

108

120

132

kHz

IWDT-dedicated low-speed clock oscillation stabilization wait

time

tILOCOWT

—

142

190

µs

Figure 2.7

LOCO clock

LOCOCR.LCSTP

tLOCOWT

On-chip oscillator output

OSCOVFSR.ILCOVF

ILOCOCR.ILCSTP

tILOCOWT

IWDT-dedicated

low-speed clock

IWDT-dedicated on-chip

oscillator output

R5F56517FDFM bảng dữ liệu(PDF) 103 Page - Renesas Technology Corp

R5F56517FDFM bảng dữ liệu(HTML) 103 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL