R5F5651CDDFB datasheet(101/188 Pages) RENESAS

101 / 188 page

R01DS0276EJ0240 Rev.2.40

Page 101 of 188

Oct 31, 2023

RX65N Group, RX651 Group

2. Electrical Characteristics

2.4.2

Clock Timing

Figure 2.3

BCLK Pin and SDCLK Pin Output Timing

Table 2.15

BCLK Pin Output, SDCLK Pin Output Clock Timing

Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,

VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,

Ta = Topr

Item

Symbol

Min.

Typ.

Max.

Unit

Test

Conditions

BCLK pin output cycle time

Package of 144 pins or more

tBcyc

16.6

—

Figure 2.3

100-pin package

33.2

—

BCLK pin output high pulse width

tCH

3.3

—

BCLK pin output low pulse width

tCL

3.3

—

BCLK pin output rising time

tCr

——

BCLK pin output falling time

tCf

——

SDCLK pin output cycle time

Package of 144 pins or more

tBcyc

16.6

—

SDCLK pin output high pulse width

tCH

3.3

—

SDCLK pin output low pulse width

tCL

3.3

—

SDCLK pin output rising time

tCr

——

SDCLK pin output falling time

tCf

——

tCf

tCH

tBcyc, tSDcyc

tCr

tCL

BCLK pin output, SDCLK pin output

Test conditions: VOH = 0.7 × VCC, VOL = 0.3 × VCC, C = 30 pF

R5F5651CDDFB bảng dữ liệu(PDF) 101 Page - Renesas Technology Corp

R5F5651CDDFB bảng dữ liệu(HTML) 101 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL