DAC39RF10 datasheet(133/232 Pages) TI2

133 / 232 page

In JESD204C subclass 1 operation, the latency TDAC_LAT from the SYSREF input to DAC output is deterministic

and is provided in the Excel spreadsheet calculator. The JESD204C link latency is deterministic as long as

SYSREF is sampled reliably and the RBD value is set properly.

SYSREF Processor

Delay

Embed

mul frame/

EMB ming

info

PHY Layer + Link

Layer + RxFIFO setup

Scramble,

Encode,

Serialize

RxFIFO

(Hold data un l

release)

RBD Delay

SYSREF Process

Delay (TRxLMFC)

App/

Transport

Layer

RxLMFC

Release FIFO

Inequalities must me met for

deterministic link operation. Adjust

RBD to make inequalities true.

red_path(max) < blue_path + n*TMF

red_path(min) > blue_path + (n-1)*TMF

n is any integer (typically 0, 1, or 2)

TMF is the period of the multiframe/EMB

SYSREF

JESD204C Link (Determinis c Latency)

(determinis c)

(non-determinis c)

TRxIN

(determinis c)

DUC, DAC

DAC Output

TDAC_LAT

TRELEASE

PCB

Traces

Link-to-

Trans

bu er

Transport

Layer

Transport & Applica on Layer (determinis c)

JMODE,

DUC_L, RBD

DUC_L, NCO_EN,

DES2X

JMODE,

DUC_L

Delay Dependancies

TDAC_LAT0 (subclass 0 only)

Figure 7-57. Definition of Device Latencies

Table 7-43. Latency Definitions

Latency Parameter

Definition

TRELEASE

Latency from the rising edge of CLK that follows the rising edge of SYSREF to release event for elastic buffer.

(subclass 1 only).

TDAC_LAT

Latency from the rising edge of CLK that follows the rising edge of SYSREF to the time of the first sample at

the DAC output of the multiframe/extended multiblock launched by SYSREF (subclass 1 only).

TRxIN

Latency from the receiver data inputs to the elastic buffer input, including the minimum setup time of the elastic

buffer. This is non-deterministic, so a minimum and maximum limit are provided.

TDAC_LAT0

Latency from receiver data inputs (multiframe/EMB boundary) to first sample of a multiframe launched on DAC

output. This is non-deterministic, so a minimum and maximum limit are provided (subclass 0 only).

www.ti.com

DAC39RF10-SP, DAC39RF10-SEP

DAC39RFS10-SP, DAC39RFS10-SEP

SBAS932A – MARCH 2024 – REVISED FEBRUARY 2026

Submit Document Feedback

133

Product Folder Links: DAC39RF10-SP DAC39RF10-SEP DAC39RFS10-SP DAC39RFS10-SEP

DAC39RF10 bảng dữ liệu(PDF) 133 Page - Texas Instruments

DAC39RF10 bảng dữ liệu(HTML) 133 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL